

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/695,756	10/24/2000	Thomas W. Voshell	500080.02	2589		
27076	7590 04/24/2003					
DORSEY & WHITNEY LLP INTELLECTUAL PROPERTY DEPARTMENT SUITE 3400			EXAM	EXAMINER		
			LAMARRE, GUY J			
1420 FIFTH A	VENUE					
SEATTLE, WA 98101			ART UNIT	PAPER NUMBER		
			2133	10		
·			DATE MAILED: 04/24/2003	, "		

Please find below and/or attached an Office communication concerning this application or proceeding.

· .			
	Application No.	Applicant(s)	
•	09/695,756	VOSHEL	
Office Action Summary	Examiner	Art Unit	
	Guy J. Lamarre, P.	L	
The MAILING DATE of this communication ap Period for Reply	pears on the cover sh	eet with the correspondence ac	ldress
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a rep - If NO period for reply sepecified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statut - Any reply received by the Office later than three months after the mailir earned patent term adjustment. See 37 CFR 1.704(b).  Status	136(a). In no event, however, by within the statutory minimur will apply and will expire SIX (e, cause the application to be	may a reply be timely filed  m of thirty (30) days will be considered timel (6) MONTHS from the mailing date of this come ABANDONED (35 U.S.C. § 133).	
1) Responsive to communication(s) filed on 3 F	<u>eb. 2003</u> .		
2a) This action is <b>FINAL</b> . 2b) ⊠ T	his action is non-final		
3) Since this application is in condition for allow closed in accordance with the practice under <b>Disposition of Claims</b>			ne merits is
4)⊠ Claim(s) <u>41-67</u> is/are pending in the applicati	on		
4a) Of the above claim(s) is/are withdra		nn	
5) Claim(s) is/are allowed.	wii iioiii consideratio		
6)⊠ Claim(s) <u>41-67</u> is/are rejected.			
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction and/o	or election requireme	nt.	
Application Papers	•		
9) The specification is objected to by the Examine	er.	•	
10)☐ The drawing(s) filed on is/are: a)☐ acce	epted or b) objected t	o by the Examiner.	
Applicant may not request that any objection to the			
11)☐ The proposed drawing correction filed on	_ is: a)□ approved b	o)  disapproved by the Examin	er.
If approved, corrected drawings are required in re	• •		
12) The oath or declaration is objected to by the E	xaminer.		
Priority under 35 U.S.C. §§ 119 and 120			
13) ☐ Acknowledgment is made of a claim for foreig	n priority under 35 U.	S.C. § 119(a)-(d) or (f).	
a)□ All b)□ Some * c)□ None of:			
<ol> <li>Certified copies of the priority documen</li> </ol>	ts have been receive	d.	
2. Certified copies of the priority documen	ts have been receive	d in Application No	
<ul> <li>3. Copies of the certified copies of the price application from the International But See the attached detailed Office action for a list</li> </ul>	ureau (PCT Rule 17.2	2(a)).	Stage
14) ☐ Acknowledgment is made of a claim for domest	•		l application).
a)  The translation of the foreign language properties. The translation of the foreign language properties. The translation of the foreign language properties.	ovisional application	has been received.	,
Attachment(s)	p 2y 220. 00 0	UU milmivi imii	
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) 🔲 No	erview Summary (PTO-413) Paper No tice of Informal Patent Application (PT eer:	

Application/Control Number: 09/695,756 Page 1 of 7

Art Unit: 2133

#### **DETAILED ACTION**

### **Continued Examination Under 37 CFR 1.114**

- 1. A request for continued examination (paper # 14) of <u>3 Feb. 2003</u>, under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's pre-amendment (paper # 16), concurrently filed, along with the request for 1-month extension of time(paper # 15), has been entered. This office action is in response to Applicants' pre-amendment.
- 2. Claims 41, 45-47 and 59-62 are amended. Claims 41-67 remain pending.
- 2.1 The prior art rejections of record <u>are withdrawn</u> in response to Applicants' amendment, filed on 31 Dec. 2002.

## Claim Rejections - 35 USC ' 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3.0 Claims 41-43, 45-48 and 54-64 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tsukakoshi (US Patent No. 5,363,382; Nov. 13, 1991) in view of Hancu et al. "A concurrent test architecture for massively parallel computers and its error detection capability; IEEE Transactions on Parallel and Distributed Systems, Page(s): 1169 –1184, Vol. 5, Issue: 11; Nov, 1994."

As per Claims 41, 45, 54-55, 59, 64, Tsukakoshi substantially discloses the procedure for the claimed method of accessing a memory via test instructions or commands, means to initiate test mode, comprising: comparing memory addresses for a fault memory analysis (access/test) by performing substitute address allocation (mapping or remapping) and provides compression

Page 2 of 7

Application/Control Number: 09/695,756

Art Unit: 2133

means in col. 2 lines 35-50. **Not specifically described** in detail in **Tsukakoshi** is the step whereby compressing is effected on addresses as a means for reducing failure storage hardware.

However such memory address compressing approach is well known in memory testing. For example, Hancu et al., in an analogous art, discloses algorithms "A concurrent test architecture" wherein such techniques are described including error detection routine based on comparison of routing or address signatures in compressed format. {See Hancu et al., Id., Figs. 4-14, Tables 1-4 and associated description on pages 1170-1183, including intermediate queuing or buffering or memory means on page 1172 col. 2 para. 2. Data transfer performing equivalent functionality as data storage.} Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the procedure of Tsukakoshi by including therein address compression means as taught by Hancu et al., because such modification would provide the procedure disclosed in Tsukakoshi with a technique whereby "hardware is optimized so as to limit the size of the processing units for maximum integration and minimum cost." {See Hancu et al., Id., page 1171 col. 2 para. 6 et seq.}

As per Claim 42, 46-47 and 56, Hancu et al. discloses the procedure for decompressing addresses for comparison so as to ease localization of failure on page 1172 col. 2 paras. 3-5

As per Claims 43 and 48, Hancu et al. discloses the procedure for decompressing addresses for comparison so as to ease localization of failure on page 1172 col. 2 paras. 3-5.

As per Claim 58, Hancu et al. discloses the procedure for initiating test command at powering up the memory on page 1169 col. 2 paras. 1-2, wherein errors are detected on-line or concurrently with execution of parallel program.

As per Claim 60, Hancu et al. discloses the procedure for intermediate queuing or buffering or memory or storage means on page 1172 col. 2 para. 2.

Art Unit: 2133

As per Claim 61, Hancu et al. discloses the procedure for testing or detecting faults prior to forwarding data to intermediate location or accepting memory requests on page 1172 col. 2 para. 2, page 1176 col. 1 Section B.

As per Claim 62, Hancu et al. discloses the procedure for compressing addresses prior to storage or transfer, e.g., on page 1169 col. 2 penultimate para., or page 1172 col. 2 para. 2, viz., "both the routing and control streams are signatured (compressed)."

As per Claims 63 and 57, Hancu et al. discloses the procedure for compressing addresses wherein all compressed addresses have unique signature to thereby ease localization of failure on page 1172 col. 2 paras. 3-5 subsequent to decompressing compressed addresses for comparison.

3.1 Claims 44, 49-53, 65-67 is/are rejected under 35 U.S.C. 103(a) as being unpatentable over Tsukakoshi (US Patent No. 5,363,382; Nov. 13, 1991) in view of Hancu et al. "A concurrent test architecture for massively parallel computers and its error detection capability; IEEE Transactions on Parallel and Distributed Systems, Page(s): 1169 –1184, Vol. 5, Issue: 11; Nov, 1994" in further view of Meaden (US Patent No. 4,642,793; March 19, 1984).

As per Claims 44, 49-53, 65-67, Tsukakoshi and Hancu substantially disclose the procedure for the claimed method of claim 42. Not specifically described in detail in Tsukakoshi or Hancu is the step whereby calculating a value from the memory address comprises dividing the value represented by the memory address by a prime number or use of hashing code or function.

However such memory address generation approach is well known in data compression. For example, Meaden, in an analogous art, discloses algorithms in "Many-to-one mapping hash address generator" wherein such techniques are described. {See Meaden, Id., Abstract.} Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the procedure of Tsukakoshi and Hancu by including therein address generation means via prime numbers or hashing code or function as taught by Meaden,

Art Unit: 2133

because such modification would provide the procedure disclosed in Tsukakoshi and Hancu with a technique whereby "The indicator R is also applied to the address input of a random access memory 37 having four locations, each of which contains a prime number in the range 3-251. The contents of the addressed location of the memory 37 supply the hashing key K for the hash coding circuit 30." {See Meaden, col. 3 line 27 et seq.}

3.1.1 Claims 44, 49-53, 65-67 is/are rejected under 35 U.S.C. 103(a) as being unpatentable over Tsukakoshi (US Patent No. 5,363,382; Nov. 13, 1991) in view of Hancu et al. "A concurrent test architecture for massively parallel computers and its error detection capability; IEEE Transactions on Parallel and Distributed Systems, Page(s): 1169 –1184, Vol. 5, Issue: 11; Nov, 1994" in further view of Matsuda (US Patent No. 5,659,737; August 1, 1995).

As per Claims 44, 49-53, 65-67, Tsukakoshi and Hancu substantially disclose the procedure for the claimed method of claim 42. Not specifically described in detail in Tsukakoshi or Hancu is the step whereby calculating a value from the memory address comprises dividing the value represented by the memory address by a prime number or use of hashing code or function.

However such memory address generation approach is well known in data compression. For example, Matsuda, in an analogous art, discloses algorithms in "Methods and apparatus for data compression that preserves order by using failure greater than and failure less than tokens" wherein such techniques are described. {See Matsuda, Id., Abstract.} Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the procedure of Tsukakoshi and Hancu by including therein address generation means via prime numbers or hashing code or function as taught by Matsuda, because such modification would provide the procedure disclosed in Tsukakoshi and Hancu with a technique whereby "FIG. 2 conceptually illustrates a mapping of predictive substrings, PS, from the character string 105 into the hash table 110. As shown by the lines and arrows in FIG. 2, for each predictive substring (PS), a hash index, specified by a hash function, maps the (PS) into an

Application/Control Number: 09/695,756 Page 5 of 7

Art Unit: 2133

entry in the hash table 110. For the example shown in FIG. 2, the predictive substring (PS.sub.i) containing the characters "ABC" maps into a hash table entry for storage of the successive character "D." Similarly, for the additional substrings (PS.sub.i+1, PS.sub.i+2, and PS.sub.i+3), each predictive substring maps into the hash table 110. These examples assume that the natural language indications properly predict the successive character. The order of the characters in hash table 110 is merely exemplary, and the actual storage of characters is based on the hash function. Any hash based predictive function may be used in conjunction with the present invention to map the predictive substrings into the entries of hash table 110. In one embodiment, a remainder of division technique is used. The remainder of division technique is defined by the function h(key)=key MOD M where the devisor M determines the effective size of the hash table and is a prime number. The key is defined as the predictive substring. The remainder of division hash function works well when the block size is relatively small, such as when the block size is 3." {See Matsuda, col. 2 line 56 et seq.}

**3.1.2** Claims 44, 49-53, 65-67 are rejected under 35 U.S.C. 103(a) as being unpatentable over **Tsukakoshi** (US Patent No. 5,363,382; Nov. 13, 1991) in view of **Hancu et al.** "A concurrent test architecture for massively parallel computers and its error detection capability; IEEE Transactions on Parallel and Distributed Systems, Page(s): 1169 –1184, Vol. 5, Issue: 11; Nov, 1994" in further view of **NN8806199** (Improved Hash and Index Searching Techniques for Computers Using a Cache And/Or Virtual Memory; IBM Technical Disclosure Bulletin, June 1988, US; VOLUME NUMBER: 31, PAGE NUMBER: 199 – 202, hereinafter **IBM Tech**).

As per Claims 44, 49-53, 65-67, Tsukakoshi and Hancu substantially disclose the procedure for the claimed method of claim 42. Not specifically described in detail in Tsukakoshi or Hancu is the step whereby calculating a value from the memory address comprises dividing the value represented by the memory address by a prime number or use of hashing code or function.

However such memory address generation approach is well known in data compression. For example, IBM Tech, in an analogous art, discloses algorithms wherein such techniques are

Art Unit: 2133

described. {See IBM Tech, Id., Abstract.} Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the procedure of Tsukakoshi and Hancu by including therein address generation means via prime numbers or hashing code or function as taught by IBM Tech, because such modification would provide the procedure disclosed in Tsukakoshi and Hancu with a technique whereby "many subsets of the chained blocks are arranged so that they are contained in the same memory segment and their relative order is maintained. The standard index table contains an entry for each block

comprising the array. The modified indexing table contains an entry for each memory segment that contains a logically contiguous subset of the chained blocks. In addition, each table entry contains a count of the number of blocks mapped by the entry, that is, the number of blocks contained within the memory segment indicated by the entry. If many blocks fit within a single

memory segment, each entry in the indexing table may indicate several blocks instead of just

one. This table is more compact than a general index that pointed to each block and therefore

will cause less page and cache faults, in addition to occupying less memory. The modified

indexing structure is shown in Fig. 3. The same set of blocks as used in Fig. 2 are modified into a

smaller indexing table." {See **IBM Tech**, last 10 lines.}

### Conclusion

- 4.1 The prior art made of record and relied upon is considered to applicant's disclosure.
- 4.2 Any response to this action should be mailed to:

Commissioner of Patents and Trademarks, Washington, D.C. 20231

### or faxed to:

(703) 746-7238, (for After-Final communications),

(703) 746-7239, (for formal communications intended for entry),

Page 6 of 7

Art Unit: 2133

Page 7 of 7

(703) 746-5463 (for informal or draft communications, please label

"PROPOSED" or "DRAFT").

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive,

Arlington, VA, Fourth Floor (Receptionist).

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Guy J. Lamarre, P.E., whose telephone number is (703) 305-

0755. The examiner can normally be reached on Monday to Friday from 9:30 AM to 6:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Albert De Cady, can be reached on (703) 305-9595.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the Group receptionist whose telephone number is (703) 305-3900.

Guy J. Lamarre, P.E.

Guy J. Lamarre

Patent Examiner

17 April 2003